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[571 ABSTRACT 
Analog to digital converter for two-dimensional radiant 
energy array computers in which the converter stage 
derives a bit array of digital radiant energy signals rep- 
resentative of the amplitudes of an input radiant energy 
analog signal array and derives an output radiant energy 
analog signal array to serve as an input to succeeding 
stages. The converter stage includes a digital radiant 
energy array device which contains radiant energy 
array positions so that the analog array is less than a 
predetermined threshold level and which doesn't con- 
tain radiant energy at array positions where the input 
analog array exceeds the threshold level. A scaling 
device amplifies the radiant energy signal levels of the 
input array and the digital array so that the radiant 
energy signal level carried by the digital array corre- 
sponds to the threshold level. An adder device adds the 
signals of the scaled input and digital arrays at corre- 
sponding array positions to form the output analog 
array. 
8 Claims, 46 Drawing Figures 
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CI 1 
ANALOG TO DIGITAL CONVERTER FOR 
COMPUTERS 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the Government for govern- 
mental purposes without the payment of any royalties 
thereon or therefor. 
This is a division, of application Ser. No. 468,614, 
filed May 8, 1974 now U.S. Pat. No. 3,996,455. 
TWO-DIMENSIONAL RADIANT ENERGY ARRAY 
FIELD OF THE INVENTION 
The present invention relates to analog to digital 
converter for deriving a bit array of digital radiant 
energy signals that represent the amplitudes of an input 
radiant energy analog signal array and for deriving an 
output radiant energy analog signal array to serve as an 
input to a succeeding stage. 
BACKGROUND OF THE INVENTION 
Conventional digital computers are composed of de- 
vices which perform logical operations on one- 
dimensional electrical binary signals. Such conventional 
digital computers are used to process large two-dimen- 
sional image or array data only with great difficulty 
since, in general, point-by-point scanning or interroga- 
tion of the images or arrays is required to convert the 
image data to a serial data stream suitable for digital 
computer processing. While devices having an optical 
array radiant energy input and an optical array output, 
such as image intensifiers, have been available for some 
time, to our knowledge no devices have heretofore 
existed having digital radiant energy array inputs and 
deriving a digital radiant energy array output according 
to desired logical operations. 
The impetus toward development of two-dimensional 
digital computing devices and systems has come from 
the orders of magnitude of speed advantage which can 
be obtained by processing the 1 million or more picture 
elements of satellite gathered earth observations imag- 
ery in parallel. In particular, the speed advantages may 
permit such computers to be carried on board furture 
weather and natural resource observation satellites. 
Furthermore, two-dimensional computers have a broad 
application for many problems not related to real im- 
ages throughout the various scientific disciplines where 
large order two-dimensional array data is to be pro- 
cessed. 
OBJECTS OF THE INVENTION 
It is an object of the present invention to provide an 
analog to digital converter for two-dimensional radiant 
energy array computers. 
It is another object of this invention to provide an 
analog to digital converter for converting an analog 
signal array to arrays of digital signals. 
It is still another object of the present invention to 
provide an analog to digital converter for forming a 
digital radiant energy array which has radiant energy at 
array positions wherein the analog array is less than a 
predetermined threshold level. 
It is a further object of the instant invention to pro- 
vide an analog to digital converter for forming a digital 
radiant energy array which does not have radiant en- 
L 
ergy at array positions where the input analog array 
exceeds the threshold level. 
SUMMARY O F  THE INVENTION 
Briefly, in accordance with one embodiment of this 
invention, these and other objects are attained by pro- 
viding an analog to digital converter stage for deriving 
a bit array of digital radiant energy signals representa- 
tive of the amplitudes of an input radiant energy analog 
10 signal array and for deriving an output radiant energy 
analog signal array to serve as an input to succeeding 
stages with a means for forming a digital radiant energy 
array which contains radiant energy at array positions 
where the analog array is less than a predetermined 
15 threshold level, and which doesn’t contain radiant en- 
ergy at array positions where the input analog array 
exceeds the threshold level, means for relatively scaling 
the radiant energy signal level of the input array and the 
digital array so that the radiant energy signal level car- 
20 ried by the digital array corresponds to the threshold 
level, and means for adding the signals of the relatively 
scaled input and digital arrays at corresponding array 
positions to form the output analog array. 
The above and further objects and novel features of 
25 the invention will appear more fully from the following 
detailed description when the same is read in connec- 
tion with the accompanying drawings. 
BRIEF DESCRIPTION O F  THE DRAWING 
FIG. 1 is a schematic cross-sectional view of a part of 
a two-dimensional gate device employing an output 
array of discrete light sources; 
FIG. 2 is a view similar to FIG. 1 of a two-dimen- 
sional OR gate device employing similar output light 
FIG. 3 is a view similar to FIG. 1 showing in different 
parts thereof an alternate embodiment of a two-dimen- 
sional AND gate device and OR gate device employing 
a phosphor output screen; 
FIG. 4 is a view similar to FIG. 1 of an alternate 
embodiment of a two-dimensional AND gate device 
employing an electroluminescent output layer; 
FIG. 5 is a view similar to FIG. 1 of an alternate 
embodiment of an OR gate device employing an elec- 
FIG. 6 is a view similar to FIG. 1 of a logic gate 
employing a liquid crystal for optical transmission; 
FIG. 7 is a view similar to FIG. 1 of alternate embodi- 
ment of a two-dimensional AND gate employing a 
FIG. 8 is a view similar to FIG. 1 of an inverter utiliz- 
ing a shield; 
FIG. 9 is a schematic cross-sectional view of a two-di- 
mensional device for reformatting radiant energy array 
FIG. 10 is a schematic cross-sectional view of a com- 
biner/duplicator; 
FIG. 11 is a schematic side view of a system employ- 
ing two combiner/duplicators, one as a combiner and 
60 one as a duplicator in conjunction with a two-input gate 
device; 
FIG. 110 indicates symbols used to describe FIG. 11; 
FIG. 116 is a view of the input surface of the two- 
FIG. llc is a view of the output surface of the two- 
FIG. 12 is a schematic isometric view of a row in- 
5 
30 
35 sources; 
40 
45 troluminescent layer; 
50 liquid crystal for optical reflection; 
55 signals; 
input gate device; 
input gate device; 
verter; 
65 
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FIG. 13 is a schematic isometric view of a 90” twister; 
FIG. 14 is a schematic isometric view of a transposer; 
FIG. 15 is a schematic isometric view of a magnifier 
FIG. 16 is a schematic isometric view of one embodi- 5 
FIG. 31 is a schematic diagram of an arithmetic unit 
for one bit plane of data for a computer system respon- 
sive to data and instruction sources; 
conduit bundle for one input signal element; FIG. 3247 is a schematic diagram of an instruction 
source including a memory address decoder; and 
ment of a magnifier constructed of the conduit bundles FIG. 3% is a schematic diagram of a memory data 
of FIG. 15 having one input surface and four output Source responsive to the memory address decoder of 
surfaces; FIG. 3247. 
FIG. 16a is an elevation view of the input surface of 1o DETAILED DESCRIPTION OF THE DRAWING 
FIG. 16; 
FIG. 16b is an elevation view of the fourth output Referring to FIGS. 1-7, two-dimensional logic array 
devices are provided responsive to spaced apart radiant surface of FIG. 16; energy optical digital signal arrays A and B. Arrays A FIG. 17 is a schematic isometric view of another and B are generally rectangular, although usually embodiment of a magnifier constructed of the conduits 
15 square, and have digital optical signal elements &land 
BIjarranged in ordered rows and columns. The sub- of FIG. 15 and having input and output surfaces; 
of each element location within the respective arrays. surface of FIG. 17; 
20 of the arrays have two amplitude level states in corre- surface of FIG. 17; 
FIG. 18 is a cross-sectional view of one embodiment spondence with digital states. A convenient pair of 
of a linear slider; amplitude levels is such that optical energy is either 
FIG. 19 is a schematic isometric view of an alternate present or absent at a given position corresponding with 
embodiment of a linear slider; an element; the presence of optical energy corresponds 
FIG. 20 is a. side V F W  of a Cyclical slider which is 25 to a digital one state and the absence of optical energy 
similar to the linear slider of FIG. 19; corresponds to a digital zero state. 
FIG. 21a is a schematic View Of a system Of sliders The logic array devices perform a desired logic oper- 
having a plurality of stages; ation on corresponding signals of the input arrays A and 
FIG. 21b is a schematic view of one of the stages of B to form a output array 0 which is also arranged in 
FIG. 21a; 30 ordered rows and columns. 
FIG. 22 is a schematic isometric view of one embodi- By performing logic operations on corresponding 
ment of a “sweeper” employing “slider” feedback to an signals of the input arrays A and B, it is meant that the 
input surface; logical state of signals residing for example at the third ~ 
FIG. 22a is a schematic front view of the input sur- row and second column in array A and array B are 
face of FIG. 22; 35 combined to determine the logical state of the signal 
FIG. 23 is a schematic isometric view of an alternate residing in the third row and second column of the 
embodiment of a sweeper also employing slider feed- output array 0, according to some logical rule such as 
back to an input surface; OR, AND etc. Thus, each signal at a given row and 
FIG. 23a is a schematic front view of the input sur- column position, OIJ, has a digital state dependent only 
face of FIG. 23; 40 on the digital stress of the input elements A~jand  B~ja t  
FIG. 24 is a schematic isometric view of a “contrac- the Same row and column Position. 
tor” utilizing sliders; The input signal arrays in effect correspond to optical 
FIG. % is a front view of a mask for the input of the digital images which may be conveyed to and from the 
contractor of FIG. 24 to convert the contractor to a logic devices by imaging optics such as lenses. By way ! 
“spiller;” 45 of example, the input images appearing at input arrays 1 
FIG. 246 is a chart of the states of the input, output A and B are respectively conveyed by interleaved fiber I 
17’ is an view Of the magnifier input scripts 1 and J refer respectively to the row and column 
17b is an view Of the magnifier Output By digital optical signals is meant that the optical signals 
and two intermediate arrays for successive iterations in o@!.!c-bundles and to insure proper registration 
the operation of the contractor of FIG. 24 where the 6f corresponding elements Of the input images* As t be further understood from the discussion infra, in re- 
50 sponse to pairs of corresponding elements of the input _\  24b where the arrays A and B, grouped together by the interleaving of . 
the fiber optic bundles 40a and 40b, there is formed an 
Of an adder network for One output array 0 on an output face 54 of the device. Each 
of the logic devices therefore has a combined array 
Of an adder network for One 55 input surface 42, as best shown in FIG. llb, wherein the 
corresponding elements AI, and BIj are neighbors. AS 
further indicated in FIG. 1lb the corre- 
sponding elements and B~~ may be arranged one 
above the other and comprise a set 44. The combined 
FIG. 27 is a schematic view of an alternate embodi- 60 array surface 42 is therefore an array of the sets 44 
having the Same row and column positions as corre- 
sponding elements appearing at input arrays A and B. 
Each output ONis derived from its corresponding set. 
The logic devices of FIGS. 1-7 further include at 
FIG. 29 is a schematic view of an analog to digital 65 least one photoconductor array of rows and columns 
made up of individual photoconductor elements 46, 
FIG. 30 is a schematic view of one stage of an alter- responsive to the input array A wherein each photocon- 
ductor element at a given row and column position is 
sliders of FIG. 24 are linear sliders; 
sliders of FIG. 24 are cyclical sliders; 
bit plane for generating a sum bit plane; 
bit plane for deriving a carry bit plane; 
FIG. 26 is a schematic view of one embodiment of a 
memory device utilizing digital feedback and respon- 
sive to an erase input; 
merit Of a memory device reSpOnSiVe to a clock input; 
chain employing two clocked memory devices of FIG. 
27; 
converter composed of a plurality of stages; 
nate embodiment of an A / D  converter; 
24c is a chart 
25a is a 
25b is a 
to 
FIG. 28 is a schematic view of one stage of a counting 
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responsive to the optical signal element AIJat that row leads 76. The OR gate device 72 may be seen to com- 
and column position. prise an array of parallel circuits 78. 
In FIG. 1, one embodiment of an AND gate device 48 FIG. 3 illustrates an alternate gate device 79 utilizing 
is illustrated. AND gate device 48 comprises a corn- an electrode array of electrode elements 80 arranged on 
bined array receiving surface $2 having a combined 5 a dielectric substrate 81 between the input substrate 43 
array of photoconductor elements arranged on a single and an output distributed light Source Phosphor Screen 
substrate 43 in a manner to be responsive to each of the 82 for selectively accelerating electrons to the phosphor 
input sets 44, There is a photoconductor element &j screen. The device is suitably enclosed in a transparent 
responsive to each input signal Ail. Since, as previously envelope as of glass, not shown, to enable at least the 
discussed, input set 44 is made up of input elements from 10 space 83 between the electrode substrate 81 and the 
both input arrays A and B, there is also a photoconduc- phosphor screen to be evacuated. For convenience, two 
tor element 50 responsive to each input signal B~,. Thus, different circuits 84 and 86 are illustrated in the device 
individual corresponding photoconductor elements 46 79. Circuit 84 is a series circuit and corresponds to an 
and are also arranged next to one another in an array AND gate device while circuit 86 is a parallel circuit 
that is in correspondence with the sets 4. The AND 15 and corresponds to an OR gate device. In circuit 84 one 
gate device also has an output surface having an electrode of the series connected photoconductors is 
array of discrete light 56 activated by corre- connected to accelerating electrodes 80 via leads 88 in 
ductor elements 46 and 50; sources 56 are preferably from Source 58 when both photoconductors 46 and 
20 are driven into conduction by input digital one optical light emitting diodes. Light emitting diodes 56 are car- energy. A filament 90 situated between the electrodes 
and the phosphor screen supplies electrons to the space ried by a substrate 57 which is disposed parallel to and opposite substrate 43 and the diodes are arranged in 83. A transparent electrode 102, such as a grid or mesh, ordered rows and columns as best illustrated in FIG. which is connected to the positive voltage side of 
spending electric signals controlled by the photocon- order to conduct negative thereto 
'Ic * Corresponding input photoconductor 
and 25 source 58 via lead 64, maintains the phosphor screen at a positive potential. In the operation of gate device 79 
the input digital optical signals AiJand BNare converted 
to an electrical array of signals on electrodes 80. These 
electrical signals in turn are transduced to optical sig- 
are driven 30 nals by the electron discharge device comprising the 
evacuated space 83 in which electrons are selectively 
FIG. 4 illustrates an alternate AND gate device 92 
and Output light emitting diodes 56 are 'On- 
in series circuits 49 with a Source 58 
whereby the light emitting diodes 56 are energized with 
voltage and consequently emit light Only if both 'Orre- 
spending photoconductor 
into conduction by light impinging thereon to selec- 
46 and 
tively complete the electrical series circuits 49. accelerated to the phosphor screen 82. 
are disposed on the top and bottom of Photoconductor utilizing a distributed light source electroluminescent 
Of each Of the photo- 35 output layer 94. Also illustrated is an alternate configu- 
conductor element 46 is connected to a Planar voltage ration of the series connection of photoconductor ele- 
bus 60 from source 58 via leads 62. Also, one electrode ments 46 and 50. Therein the photoconductor arrays are 
of each of the light emitting diodes 56 is connected to a such that the corresponding photoconductor elements 
planar return voltage bus 64 via leads 66. The voltage 46 and 50 are axially as well as vertically spaced. A 
busses 60 and 64 lie between the substrates 43 and 57. 4.0 rectangular array of photoconductor elements 46 is 
The other electrodes of the light emitting diodes are sandwiched between a first planar transparent electrode 
connected to one electrode Of  the photoconductor de- 96, the front surface of which is the combined array 
merit 50 via leads 68 and the other electrodes of the input surface 42, and an electrode comprising an array 
Photoconductor elements 50 and 46 are connected to- of spaced transparent conducting elements 98 bridge 
gether by jumpers 70. The gate device 48 is thus Seen to 4s corresponding photoconductor elements 46 and 50. The 
Comprise an array Of  electrical Circuits 49 reSpOnSiVe to bridging conducting elements 98 are carried by a dielec- 
CorresPondiW input optical signals &/and Bi~wherebY tric substrate 100. Photoconductor array elements 50 
Photoconductor elements 46 and 50 are selectively are sandwiched between bridging elements 98 and the 
driven into conduction by the Presence of optical en- electroluminescent layer 94, with a photoconductor 
e%Y, CorresPonding to digital 0% from both &and 50 back surface 99 of layer 94 abutting photoconductor 
BI, to complete the electrical circuits and excite the elements 50. A planar transparent electrode 102 is pro- 
light emitting diodes 56 to thereby provide a cone- vided on the opposite side of electroluminescent layer 
sponding digital output of Of,. 94 as an output surface. Planar transparent opposed 
In FIG. 2 an OR gate device 72 is shown which is electrodes 96 and 102 are connected to a suitable volt- 
similar in construction to the AND gate device 48 ex- 55 age Source 58, % of 60 Hz a.c., by leads 104 and 106, 
cept that corresponding photoconductor elements 46 respectively, for selectively activating the portions 107 
In FIGS. opposed pairs of conducting 
46 and One 
and 50 are Connected inparallel instead of series. Thus, 
light impinging on either or both of the photoconductor 
elements 46 and 50 completes an electrical circuit and 
activates the light emitting diode 56. As in FIG. 1, one 
electrode of the photoconductor element 46 is con- 
nected to the voltage bus 60 via leads 62 and one elec- 
trode of light emitting diodes 56 is connected to voltage 
return bus 64 via leads 66. However, the other electrode 
of the photoconductor element 50 is connected to volt- 
age bus 60 via leads 74 and the jumpers 70 connecting 
photoconductor elements 46 and 50 are also connected 
to the other electrode of Iight emitting diodes 56 via 
of the electroluminescent layer 94 which abut the pho- 
toconductor elements 50. The transparent electrodes 
may be constructed of extremely thin metallic layers or 
60 very fine wire mesh. The AND gate array device 92 
comprises a rectangular array of the series electrical 
circuits 95, each including the voltage source 58, the 
electrode 42, a photoconductor element 46, a bridging 
element 98, a corresponding photoconductor element 
65 50, an electroluminescent layer portion 107 and the 
electrode 102. When both photoconductor element 46 is 
excited into conduction by a digital one optical signal 
AIJpaSSing through electrode 42 and the corresponding 
c- ' L  
7 
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photoconductor element 50 is excited into conduction ing, partially transmitting tilted half silvered mirror in a 
by a digital one optical signal BIf passing through elec- well known manner. In the operation of the AND gate 
trode 42 and bridging element 98 the electrical circuit is device 130, when AIJ has digital one optical energy 
completed and the portion 107 emits light ON corre- which causes the corresponding crystal portion 122 to 
sponding to a digital one output signal OIJ. 5 be cloudy, and BIJhas digital one optical energy, a suffi- 
In FIG. 5 is illustrated an alternate embodiment of cient amount of the BIJsignal is received by conduit 134 
and OR gate device 110 composed of an array of paral- to consider OIJ to be digital one. 
le1 circuits 112 for selectively activating portions 107 of In FIG. 8 an inverter device 138 responds to a single 
electroluminescent layer 94. Therein corresponding input optical array of signals AIJ for forming output 
photoconductor elements 46 and 50 are sandwiched in 10 signals OIf of the opposite digital states. Therein the 
side-by-side relationship between the front transparent rectangular array of photoconductor elements 46 is 
electrode 96 and a corresponding one of the array of sandwiched between a transparent resistive layer 140 
bridging electrode conducting elements 98. The bridg- and a distributed electrically responsive light source 
ing elements 98, which are secured to the electrolumi- such as the electroluminescent layer 94. The transparent 
nescent layer 94 as by deposition or with a suitable 15 front and back electrodes 96 and 102 are respectively 
adhesive, define electroluminescent layer portion 107 positioned at the front of the resistive layer 140 and the 
between each of the bridging elements and the transpar- back of the electroluminescent layer 94. A suitable PO- 
ent back electrode 102. The portions 107 are selectively tential as of 60 Hz a.c. from source 58 impressed across 
excited in the circuits 112 to emit output light signals the transparent electrodes via leads 104 and 106 is 
OIJwhen either a photoconductor element 46 is driven 20 chosen of sufficient strength to excite the electrolumi- 
into conduction by an input digital one signal at AIjor nescent layer 94 to emit light when the photoconductor 
the corresponding photoconductor element 50 is driven elements 46 are in a conducting state. Photoconductor 
into conduction by an input digital one signal at BIJ. elements 46 are positioned in electrical contact with a 
FIG. 6 illustrates an alternate gate device 118 utilizing mesh voltage bus 142 which is connected to the same 
the transmission mode of a liquid crystal 120 which is 25 side of voltage source 58 as is back planar electrode 102. 
contained in a suitable transparent glass envelope, not Therefore when photoconductor elements 46 are 
shown. As is well known the presence of voltage across driven into conduction by the impingment of digital one 
a liquid crystal tends to make the crystal appear cloudy. optical energy signal at AIJ, electroluminescent layer 
When the crystal is cloudy, light is transmitted there- portions 107 defined between the back of a photocon- 
through only with great attenuation and a significant 30 ductor element 46 and the back planar electrode 102 
amount of input light is also backscattered or reflected. have no potential difference across them. Consequently 
In the gate device 118, a rectangular array of photocon- no light output is emitted, the potential of voltage 
ductor elements 46, responsive to the rectangular array source 58 instead appears across portions 144 of the 
of input optical signals AIJ, selectively controls the resistive layer defined between the front of a photocon- 
application of voltage from source 58 to portions 122 of 35 ductor 46 and the front electrode 96. Thus only when 
the liquid in an array of circuits 124 to influence the AIJiS digital zero are portions 107 excited to emit light. 
transmission of the optical signals BIJ through the por- The photoconductor element 46 when drive into con- 
tions 122. The rectangular array of photoconductor duction form a selective shield. Numerous other tech- 
element 46 is sandwiched between the transparent front niques, not illustrated, may be used to make an inverter. 
planar electrode 96 and the array of transparent bridg- 40 For example the electroluminescent layer may be re- 
ing electrode 98. The bridging elements 98, which are placed with the electron acceleration space 83 and 
adhesively secured to the envelope of liquid crystal 120, phosphor screen 82 of FIG. 3. Also an array of photo- 
define the crystal portions 122 between the bridging transistors may be used in lieu of the photoconductor 
electrodes 98 and the back planar transparent electrode elements 46. For example in any of the aforementioned 
102 which are in the transmission path of signals BIJ. 45 two-input gate embodiments, the photoconductor ele- 
When photoconductors 46 are driven into conduction ments 46 and/or 50 may be replaced with suitable pho- 
by light signals AI,, the circuits 124 are completed, totransistors to form an element which electrically con- 
exciting the liquid crystal portions 122 into a cloudy ducts only in the absence of the input light energy. 
state wherein the light from BIf which passes through The two-input gates described are conveniently pro- 
the crystal to form the output signals OIJis so attenuated 50 duced as planar devices defined between the combined 
as to be considered digital zero. Thus the output signal array input surface 42 and the output surface 54, and the 
ON is digital one only if the input signal AIJ is digital interleaved fiber optic input signal conduits 4Oa and 406 
zero (where the crystal is clear when free of voltage are conveniently incorporated into the combining de- 
excitation) and the BIJ signal is digital one. Therefore vice 160 illustrated in FIG. 10. Therein, the combining 
the logic device may be represented by an AND gate 55 device 160 has an input surface 162 adapted to abut the 
device in combination with an inverter device for one of output surface 54 of one gate and a second input surface 
the inputs to the AND device. 164 vertically spaced below surface 162 which is 
The gate device 130 of FIG. 7 is an AND gate device adapted to abut the output surface 54 of a second gate. 
which is identical in construction to the device of FIG. The interleaved fiber optic conduits 4Oa and 406 span 
6 except that the output signal is taken as that optical 60 respectively from the surfaces 162 and 164 to the com- 
signal from BIJwhich is reflected or backscattered from bined array output surface 166 which is adapted to abut 
the liquid crystal portions 122. By conveying the inci- the input surface 42 of a two-input gate. The respective 
dent signal BNby a fiber optic conduit 132 to the device inputs signals to array surfaces 162 and 164 at corre- 
input surface 42 and receiving the resultant signal re- sponding row and column positions are conveyed by 
flected from the crystal 122 by conduit 134 adjacent 65 the interleaved conduits 400 and 406 to neighboring 
conduit 132, direct signal coupling between BIJand OIJ locations to form the combined array of sets 44. 
is avoided. Also it is possible to separate the incident By appropriately choosing the relative areas encom- 
signal BIJand reflected signal OIJwith a partially reflect- passed by the radiant energy input and output signals of 
4,045,792 
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the two-input gates the combiner device 160 may be corresponding input conduits 952. The input and output 
used as a duplicator device as well. FIGS. 11, llu, 116 conduits 952 and 954, respectively, though of different 
and llc are illustrative. Therein, one combiner/duplica- size are on the same center-to-center spacing 955 be- 
tor device 170 is used in the duplicator mode and an tween adjacent conduits. Spacing 955 is chosen SO that 
oppositely facing combiner/duplicator device 172 is 5 the sides of conduits 954 substantially abut each other. 
used in the combiner mode. In the illustrated embodi- The reformatter 950 further comprises an array of pho- 
ment the interleaved conduits 40u and 406 of the com- toconductor elements 46 having front faces illuminated 
biner/duplicator devices are tapered or frusto-conical by the radiant energy in individual ones of conduits 952 
to serve as smooth transitions between a large diameter through a front transparent electrode 96. Abutting and 
or aperture size 174 at surfaces 162 and 164 to a smaller 10 extending parallel to the back forces of photoconductor 
diameter or aperture size 176 at surface 166. The aper- elements 46 are planar electrodes 956 of size 176 carried 
tures of photoconductor elements 46 and 50 at the gate by a substrate 958. Between substrate 958 and output 
input surface 42 are also of size 176, while the gates are transparent planar electrode 102 is sandwiched an elec- 
so constructed that each output signal OrJ illuminates troluminescent layer 94. Voltage source 58 is applied 
the entire aperture size 174. The sets 44 are arranged so 15 between front electrode 96 and back electrode 102 so 
that the neighboring corresponding two small apertures that electroluminescent layer 94 is selectively excited 
of size 176 are encompassed by the aperture size 174. by the selective illumination of photoconductor ele- 
Thus with a gate output surface 54 abutting the com- ments 46 and the resultant selective conduction of volt- 
biner/duplicator combined array surface 166 the gate age to the electrodes 956. Because the electrodes 956 
output signal AIJ (which serves as an input signal to 20 are of size 174, the excited regions 960 of electrolumi- 
duplicator 170) from one large sized aperture 174 is nescent layer 94, defined between electrodes 956 and 
directed into two neighboring small sized apertures 44 102 are also of that size. The ends of output conduits 954 
and thence to two interleaved conduits 4Oa and 406. abut electrode 102 and are positioned along the elec- 
Therefore the input signal array A to combiner/du- trode in alignment and light receiving relationship with 
plicator 170 is duplicated at the two vertically spaced 25 regions 960. 
apart array surfaces 162 and 164. Interconnection devices are defined broadly as de- 
The combiner 172 of FIG. 11 may receive inputs to vices in which output signals 01, exist which are not 
spaced apart array surfaces 162 and 164 from a gate derived from corresponding input signals AI/. Although 
output surface 54 or a duplicator output surfke 162 or small signal arrays such as 2 X 2 are used to illustrate 
164. As should be apparent, "one-input" gates 178 such 30 the operation of such devices, it is pointed out that the 
as the inverter 138 have input surfaces 180 having aper- basic concepts are just as applicable to large signal ar- 
tures of the same size as the gate output surfaces 54 in rays such as 1,OOO x 1,OOO. One such device 190, 
order to receive inputs from a duplicator output surface termed a "row inverter," is schematically illustrated in 
164 or a gate output surface 54. FIG, 12. Device 190 utilizes a combiner/duplicator 192 
FIG. llu illustrates the symbology which will be used 35 as both a combiner and a duplicator. An illustrative 
throughout the later discussion. The combiner 170 and input signal array 193 to the device, the elements of 
duplicator 172 are each represented by the trapezoids which are schematically identified by the numbers 1-4, 
182 with opposed short and long sides. The short side is inputted to duplicator input surface 162 via image bus 
corresponds to the surface 166 while the top and bottom 194. A mirror 195 facing surface 166 reflects the input 
halves of the long side respectively correspond to the 40 image and in effect causes its oppositely travelling du- 
surfaces 162 and 164. The one and two-input gates are plication onto surface 164. A second image bus 196 
represented by the rectangles 184. An appropriate label abutting surface 164 is bent vertically 180" in a U-shape 
within a rectangle 184 such as OR, AND, NAND, to turn the direction of image travel around 180" so that 
NOR, XOR, NOT will indicate the functional charac- the output image 198 carried by the bus 196 is travelling 
teristics of the gate. Often it is not possible to directly 45 in the same direction as input image 193. The combina- 
abut gate surfaces and an array of fiber optic conduits of tion of taking the mirror image and providing an appro- 
size 174 represented by the two parallel line image bus priate 180" conduit bend inverts the row locations of the 
symbols 186 are used to couple gate surfaces. The vari- signals 1-4. The signals 1 and 2 at the top row in the 
ous symbols are occasionally drawn as isometric figures input array 193 appear at the bottom row at the output 
to aid in illustrating the two-dimensional nature of the 50 array 198 and so on. By providing a 180" bend of con- 
signal arrays being operated on. duit 196 in the horizontal rather than vertical direction 
As an alternative to forming combiners and duplica- a column inversion is accomplished. 
tors of tapered interleaved conduits 4Oa and 406. as In FIG. 13 a twist device 200 is illustrated wherein a 
illustrated in FIG. 11, the conduits may be formed of conduit bus is twisted a multiple of 90" about its longitu- 
substantially constant cross-section interleaved conduits 55 dinal axis 204. A clockwise 90" twist is illustrated. A 
of size 174. In that event, when interfacing duplicator counterclockwise 90" twist and a 180" twist will be also 
170 output surface 162 (which would have small con- discussed. Therein the input signal array 193 has the 
duits or apertures) with one input gate 178, it is desir- position of the elements 1-4 transformed to form the 
able to interpose the reformatter 950 of FIG. 9 between output array 206 due to the twist. In effect by a 90" twist 
duplicator 170 and the input surface 180 to convert 60 rows are transformed to columns and columns to rows. 
spaced apart conduits of size 176 to contiguous conduits Thus the first row of signals 1, 2 of input array 193 is 
of larger size 174. located in the last column of the output signal array 206. 
Reformatter 950 serves an an amplifier and element If instead there were a counterclockwise twist of 90", 
size restorer for input array data conveyed to the refor- the first column of input signals would fall in the last 
matter on transversely spaced conduits 952 of small size 65 row of output signals. If instead there were a twist of 
176. The output of the reformatter comprises an array 180" (the direction doesn't matter), the various diago- 
of conduits 954 of size 174 wherein signals in output nally opposed signal input elements such as 1 and 4 
conduits 954 have the same digital state as signals in would exchange position in the output array. 
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The 90" twist is useful to convert a column inverter to 
a row inverter by first passing the input array 193 
through a 90" twist of one sense, then through the row 
inverter and thereafter through a 90" twist of the oppo- 
site sense. 
As illustrated in FIG. 14 the combination of a row or 
column inverter followed by the proper sense 90" twist 
comprises a transpose device 210. The transpose opera- 
tion is defined similar to its use in matrix algebra 
wherein each input located at a position AIJin the input 
array 193 is located in positon 0 ~ ~ i n  the output array 
212. 
Another interconnection device termed a "magnifier" 
is built of the tapered optical fiber units 220 shown in 
FIG. 15. Fiber unit 220 has a square input end 222 re- 
sponsive to a single input element AIJ and a larger 
square output end 223 for deriving a plurality of identi- 
cal output signals having the same digital state as AIJ. 
Specifically, the illustrative embodiment of fiber optic 
unit 220 is such that a square array of four output signals 
0 2 1 - 1 ,  U-I, 0 2 1 ,  u-1, 0 2 1 - 1 ,  Uand 0 2 1 ,  Uis derived. The 
fiber unit 220 is composed of a square array of four 
tapered optical fibers 224. The four fibers 224 have 
small cross-section input ends 226 which together form 
the fiber unit input end 222 and large cross-sections 
output ends 228 which together form the fiber unit 
output end 223. Fiber output ends 228 are each sized to 
transmit one output signal while input ends 226 are each 
sized to receive only a quarter of the area encompassed 
by input signal AIJ. Thus the input signal AIJis split into 
four equal parts, each part carried by a fiber 224 to 
produce the four equal output signals. Because of the 
four-way power split each output signal is one quarter 
of the amplitude of AIJand an amplifier 240 (FIGS. 16 
and 17) such as an image intensifier is required in order 
to introduce a gain of four either preceding or following 
fiber unit 220 to make each output signal equal to AIJ. 
In FIGS. 16 and 17 the fiber units 220 are stacked 
with the input ends 222 in a common plane to form a 
square pyramid 242 and the input array A is applied to 
the small input end 244 of pyramid 242 via amplifier 
240. Thus the output end 246 of the pyramid 242 has 
four times as many signal elements as the input array 
and each element of the input array AIJis reproduced on 
a square cluster of four output elements 248. An output 
array from surface 246 is taken of a size encompassing 
the same number of elements as A. Thus any output 
array is a "magnified" version of a square subarray of 
one quarter of the input signals AIj. 
In the embodiment 250 in FIG. 16, four magnified 
output arrays (numbered 1-41 are derived respectively 
in response to the four input subarrays 251-254 pro- 
duced by dividing the input array into four equal parts. 
In the alternate embodiment 260 in FIG. 17, only a 
single output is provided which is a magnified version 
of a central square subarray 262 of the input A. The 
single output array is a corresponding central square 
array 264. 
Another interconnection device is termed a slider. 
One embodiment 270 of a slider is illustrated in FIG. 18. 
The embodiment 270 is illustrative of a linear vertical 
slide of a predetermined number N. Slider 270 has two 
parallel opposed aligned input and output planar faces 
272 and 274 respectively responsive to the input rectan- 
gular signal array A and for deriving output rectangular 
signal array 0. Fiber optic conduits 276 connect ele- 
ments AIJof the input surface 272 to the vertically offset 
elements 01 + N, ,of the output surface which are verti- 
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cally disposed N elements downward. As a result the 
first N rows of 0 and the last N rows of A have no 
connections to them. A linear horizontal slider is mech- 
anized by connecting the elements AIJ to the horizon- 
tally offset elements Or, + N .  Also, a vertical slider can 
be converted to a horizontal slider by placing ahead of 
the slider a 90" twist 200 (FIG. 13) of one sense and 
placing after the slider a 90" twist of the opposite sense. 
FIG. 19 illustrates an alternate embodiment vertical 
slider 280 wherein the end 282 of a rectangular input 
array fiber-optic bus 284 abuts the end 286 of an output 
array bus 288. Buses 284 and 288 are vertically offset 
with respect to each other by the desired number of 
rows. The other end of buses 284 and 288 form the input 
and output surfaces. 
FIG. 20 is a side view of a cyclical slider 290 which is 
identical in construction to linear slider 280 of FIG. 19 
except that the rectangular subarray comprising the last 
N rows of A is connected to the rectangular subarray 
comprising the first N rows of 0 by an elongated rect- 
angular image bus 292 which is brought around one side 
of image bus 284. 
A linear slide of an arbitrary number of rows or col- 
umns is mechanized by cascading the slider units for 
binary coded amounts in the manner schematically illus- 
trated in FIG. 21u. Assuming for the purpose of a sim- 
ple example that the input signal array is a square array 
containing 64 elements (8 X 8) only three sliders are 
necessary to slide an arbitrary amount in a horizontal 
direction. Specifically horizontal slider units 302, 304 
and 306 for respective slides of 4,2  and 1 are in cascade. 
Slider units 302,304 and 306 are respectively responsive 
to command signal element arrays 308, 310 and 312. 
These arrays, which have either all digital one or all 
digital zero signal elements dependent on the binary 
code of a desired slide, control whether or not a slide 
takes in the respective slider units. A binary one com- 
mand signal array indicates that a shift takes place 
within the associated slider unit. As an example, if it is 
desired to slide the input A by six columns, command 
arrays 308 and 310 would be all digital one while com- 
mand array 312 would be all digital zero in correspon- 
dence with the 110 binary code for the number 6. Thus, 
the input image A would be slid four columns in slider 
unit 302 and thereafter slid two columns in slider unit 
304 to produce the slide of six. As should be apparent, 
the order of cascading slider units 302-306 is immaterial 
in the sense that it does not matter in what order the 
slides of two and four are performed. 
FIG. 216 indicates the construction of the cascaded 
slider units. The input 314 to the slider unit, from A or 
from a previous slider unit, is fed to a duplicator 316 to 
form two duplicate input signal element arrays 318 and 
320. Signal element array 320 is inputted to a horizontal 
slider having a slide of a predetermined amount "N' to 
form the slide output array 322. Signal element input 
array 318 and slide array 322 are fed to array selector 
324. In response to command array 326, either array 318 
or array 322 is gated through to the selector output 328. 
Selector 324 comprises a duplicator 330 responsive to 
command array 326 for forming two duplicate com- 
mand input arrays 332 and 334. Array 332 is fed to 
inverter 336 and the output 338 of the inverter forms 
one input to a combiner 340. Input array duplicate 318 
is fed to the other input 342 of combiner 340. The out- 
put of combiner 340 is applied to AND device 344. The 
output of AND device 344 forms one input 346 to com- 
biner 348. When the command 326 is digital one, the 
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NOT device output 338 is digital zero and consequently 
the AND device output array 346 is digital zero. When 
the command 326 is digital zero, and AND device out- 
put 346 is the signal array A. 
Command signal duplicate 334 is fed directly to com- 
biner 350 without an inversion and the slide array 322 is 
fed to the other input 352 of combiner 350. The com- 
biner 350 output is fed to AND device 354 whose out- 
put 356 is fed to the other input 358 of combiner 348. 
Combiner input 358 is all digital zero when the com- 
mand 326 is digital zero and is equal to the slide array 
322 when the command 326 is digital one. Thus at all 
times combiner 348 has one input of digital zero and one 
input which is either array 318 (via input 3461,or array 
322 (via input 358). The output of combiner 348 is fed to 
OR device 360. OR device 360 output is the selector 
output 328. 
Many interconnection devices may be synthesized 
utilizing a slider in a feedback path about a two-input 
gate. In FIGS. 22 and 22u one embodiment 370 of a 
horizontal sweeper device utilizing slider feedback is 
illustrated. Sweeper devices are of either the horizontal 
or vertical type. Horizontal and vertical sweeper de- 
vices are respectively responsive to a single predeter- 
mined column and row of signals of the input array A. 
The structure of a vertical sweeper device is identical to 
horizontal sweeper device 370 provided the device is 
either physically rotated 90" clockwise or preceded by 
a 90" clockwise twist device 200 and followed by a 90" 
counterclockwise twist device. The single predeter- 
mined column to which the horizontal sweeper device 
is responsive is generally the first or leftmost column 
372. The horizontal sweeper device output array 0 has 
every output column the same as column 372. Thus 
column 372 is swept horizontally to form the output 0. 
Embodiment 370 includes an OR gate device 374 
which is preceded by a combiner 376 and followed by a 
duplicator 378 to form an OR gate unit responsive to 
two spaced apart input array surfaces 378 and 380 (the 
combiner inputs) and deriving two output arrays 382 
and 384 (the duplicator outputs). The leftmost column 
372 of input array A is fed to input surface 378 by a 
signal array bus 386. An opaque mask 388 which blocks 
all of input array A but column 312 is interposed be- 
tween bus 386 and input surface 378. Thus the array 
inputted to surface 378 contains column 312 in the left- 
most position and the remainder is digital zero. The 
other input surface 380 receives feedback from the out- 
put 384 via bus 390 and a one column horizontal slider 
392 formed by offsetting bus 392 by one column with 
respect to input surface 380. The output of horizontal 
sweeper device 370 is duplicator output 382. The opera- 
tion of horizontal sweeper device 370 is conveniently 
explained in terms of a sequence of iterative steps. Inde- 
pendent of what signals output 384 initially contains, the 
feedback input to surface 380 has effectively all digital 
zeros in the first column 394 (FIG. 22) by virtue of the 
action of horizontal slider 392. Since the OR of array A 
column 372 and all zero column 394 produces a column 
of elements identical to column 372, the OR unit out- 
puts 382 and 384 have the data of column 372 in the first 
position after the first iteration. In the second iteration, 
this column 372 data in the first column position is slid 
to the second column position by slider 392. Recalling 
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second position. Also column 372 appears in the first 
position of outputs 382 and 384 by the same mechanism 
as the first iteration. Thus after the second iteration the 
first two output columns are identical to column 372. 
5 That the iterations continue until all the output columns 
of array 382 contain the data of column 372 should be 
apparent. 
In the horizontal sweeper embodiment 400 of FIG. 23 
a single array input buffer amplifier 402 such as an 
10 image intensifier is used instead of the OR device 374, 
combiner 376, and mask 388 of embodiment 370. Since, 
due to action of the horizontal slider 392 of FIGS. 22 
and 2242 the first output column 380 is all digital zero 
and the last column 404 is lost, the operative portion of 
15 input 380 is the subarray 406 (FIG. 23a) which has a 
missing first column. Also, due to the action of mask 388 
the operative portion of input 378 is only the first col- 
umn 372. By splitting off the first column of input bus 
386 into a one column bus 408 (an inherent masking) 
20 and splitting off the subarray 406 from feedback bus 390 
via subarray bus 410, one column bus 408 and subarray 
bus 410 can be arranged side-by-side to form the com- 
posite single array input 412 to amplifier 402. In com- 
posite array 412 column 372 is the first column and 
25 subarray 406 forms the remainder. The operation of 
embodiment 400 is quite similar to embodiment 370. In 
the first iteration, column 372 is coupled to the first 
column position of output 384 by amplifier 402. In each 
succeeding iteration the output array 384 is slid one 
30 column to the right and column 372 is placed in the first 
column position. 
Horizontal and vertical slider feedback may be used 
to synthesize contractors and spillers. Two types of 
contractors are contemplated. In the first type of con- 
35 tractor the digital state of a predetermined signal ele- 
ment of an output array is digital one if any input signal 
element is digital one. In the second type of contractor, 
the entire output array is digital one if any input signal 
is digital one. Since the entire output array of a spiller 
40 has the same digital state as a single predetermined input 
element, the spiller may be mechanized by providing an 
opaque mask 420 (FIG. %), which is transparent only 
in the predetermined element location 422, between the 
input array and the second type of contractor. In addi- 
45 tion the transparent element location 422 of the mask 
may be selectable by utilizing a mask array input for 
selectively gating the input A. Other techniques for 
mechanizing a spiller will be discussed infra. Both the 
first and second types of contractors are illustrated in 
50 the generic embodiment 424 of FIG. 24. When the 
horizontal and vertical sliders 426 and 428 are linear 
sliders, the first type of contractor is produced; when 
sliders 426 and 428 are cyclical sliders the second type 
of contractor is produced. 
Embodiment 424 (FIG. 24) comprises a unit 430 hav- 
ing three inputs 432, 434 and 436 and three duplicate 
outputs 438,440 and 442. Output 442 is fed back to input 
436 via horizontal one column slider 426 and output 440 
is fed back to input 434 via one row vertical slider 428. 
60 Input array A is coupled to the remaining unit 430 input 
432 while output array 0 is taken from the output 438. 
The symbols FH and FY respectively represent the ar- 
rays coupled to inputs 436 and 434 from the horizontal 
and vertical sliders. Unit 430 is such that the three in- 
55 
that all elements outside of column 372 of input surface 65 puts thereto A, FHand FYare ORed together (A or FH 
378 are digital zero due to the action of mask 388, this or Fv) to form the duplicate outputs 438, 442 and 456. 
second column containing column 372 data is passed Inputs 432 and 434 are the input array surfaces of a 
through to the OR gate outputs 382 and 384 in the combiner 444 having an output feeding an OR device 
. .  
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446. The output of OR device 446 forms one input 443 column and row inversions of the input A. Output 0 for 
of a second combiner 450. Input 436 is the other input of the first iteration 486, which is the result of ORing A 
combiner 450. The output of combiner 450 feeds a sec- and the first iteration FY and FH, effectively contains 
ond OR device 452. A duplicator 454 fed by the second elements in each row and column position which are the 
OR device 452 has two outputs 456 and 442. Output 442 5 result of ORing each input element of A in that position 
feeds horizontal slider 426 and output 456 feeds a sec- with the horizontal and vertical adjacent elements. AS a 
ond duplicator 458. Duplicator 458 outputs are arrays result of the effective row and column inversions due to 
438 and 440. the four element array cyclic sliders 426 and 428, corre- 
FIG. 246 is a chart wherein there are illustrated the sponding elements of the second iteration F v  and FH 
iterations of embodiment 424 when the horizontal and 10 arrays 488 and 490 result from ORing a different three 
vertical sliders 426 and 428 are linear sliders. The input of the four output elements. The second iteration output 
array A is illustrated as composed of a square array 460 492 formed by ORing corresponding elements of arrays 
of four elements a, b, c and d. Elements a and b form the A, Fvand F H  has all its elements dependent on ORing 
first row while elements c and d form the second row. all four input elements. Thus when the horizontal and 
In the zeroeth iteration, not shown, the input array is 15 vertical sliders 426 and 428 are cyclical sliders a second 
gated through to the various outputs and the slider type of contractor is produced wherein the output array 
outputs for the first iteration 461 and 462 (Fyand FH) is all digital one only if at least one input element is 
are formed. As a consequence of the vertical slide, FY digital one and is digital zero if all elements of the input 
for the first iteration has digital zero states in the first array A are digital zero. 
row and has the input first row elements a, b in the 20 While a contractor of the second type may be mecha- 
second row. Also as a consequence of the horizontal nized by illuminating a saturable image intensifier with 
slide, FH for the first iteration has a first column of a defocussed input array such a mechanization is unduly 
digital zero states and a second column identical with noise sensitive as compared with the embodiment of 
the first input column a, c. In the first iteration the input FIG. 24. Such an intensifier must have sufficient gain so 
A and the aforementioned FHand Fvare ORed together 25 that a uniform saturated output is produced in response 
in unit 430 to form the three duplicate outputs 463 (FIG. to the energy of a single digital one element spread 
24b). The first iteration outputs 463 contain in each row uniformly over the intensifier input surface by defocus- 
and column position the result of ORing the input ele- sing. Clearly the larger the order of the arrays, the 
ments in that position with the adjacent input elements easier the intensifier is driven into saturation from the 
to the left and above. Thus the output element 464 in the 30 combination of the noise contributions from the input 
first row, second column has a digital state which is a elements. That technique however is somewhat useful 
result of ORing the element b which is in that position to produce a spiller where the input array is masked 
in the input A with the element a to the left (no element either by mask 420 of FIG. 241 or by mask gating so 
is above). Similarly the output element 466 in the sec- that only a single element input energy is presented to 
ond row and second column is the result of ORing 35 the intensifier. 
element d with the input element c to the left and the In a situation where the flexibility to select which 
input element b above. predetermined input element is to be spilled into the 
For the second iteration the output 0 is slid horizon- output array is not required, the predetermined input 
tally and vertically to form the new FH and FY arrays element digital energy can be directed to a single photo- 
466 and 468 respectively. Fyarray 468 contains digital 40 conductor to turn on or off an array source. 
zeros in the first row and output 463 first row elements The various devices discussed thus far provide build- 
in the second row. Similarly F ~ a r r a y  466 contains a ing blocks for an entire two-dimensional digital com- 
first column of digital zeros and a second column equal puter system. Such a system would operate on numeri- 
to the first column of output array 463. The new Fyand cal data represented by arrays of binary digital signal 
F ~ a r r a y s  are ORed with input A to form the second 45 elements where a separate digital signal element array 
iteration output array 469. Since the new Fyand FH or “bit plane” is provided to represent each order of 
arrays 468 and 466 are identical to the previous Fvand binary significance. Thus for example if the array of 
FHarrays (461 and 462) except for the respective second numerical data contained numbers ranging from 0-7, 
row, second column elements 472 and 474 only that three digital bit planes would be required respectively 
element position changes from output 463 to output 469. 50 for the 4’s, 2’s and 1’s places. If there were a number 7 
Since the element 472 was derived as the OR of ele- in the second row and second column of the data array 
ments a and b and the element 474 was derived as the it would be represented by a digital one signal in the 
OR of elements a and c, the result of ORing elements second row and second column of each of the three bit 
472 and 474 and the corresponding input element d to plane arrays. 
form second row second column output element 476 is 55 Utilizing the various gate devices, numerical opera- 
logical one if any of the input elements a, b, c or d is tions such as addition of the correspondingly located 
logical one. That the output 468 is the same on subse- elements of a pair of two-dimensional arrays A and B of 
quent iterations is apparent from the fact that as a conse- numerical data is mechanized in a straightforward man- 
quence of the sliding, arrays FHand FYare derived from ner. FIG. 25a illustrates a two-dimensional adder em- 
the output elements other than element 476. Thus in the 60 bodiment 496 somewhat analogous to one-dimensional 
embodiment 424 with linear sliders, the output signal binary adders. Therein pairs of corresponding digital 
element 476 in the last row and last column is digital one signal bit planes of the same order Anand B,and a carry 
if any input element is digital one. bit plane C, (generated from the n - 1 order bit plane), 
FIG. 24c indicates the iterations with cyclical sliders are compared to determine if there are an odd number 
in the generic embodiment 424. For the illustrative 65 of digital one states in corresponding element positions. 
simple example of a four element square array, the FH A,, and B, are first fed to a two-input exclusive OR gate 
and FY arrays for the first iteration 482 and 484 are device 500 having the inputs 502 and 504 and the output 
merely formed by what is respectively equivalent to 506. The output 506 and C ,  are applied to a second 
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exclusive OR device 510 having the inputs 506 and 512 feeds an AND device 600, is also responsive to an Erase 
and the output 514 which is the sum array bit plane D,. Mask array having digital zero states in element posi- 
Each exclusive OR device is composed of AND, OR, tions where data is to be erased from memory device 
NOT, combiner and duplicator devices. Only device 580. AND device 600, which feeds combiner 584 input 
500 will be described since device 510 is identical. A, is 5 586, provides a means for gating through the regenera- 
fed to duplicator 514 and the duplicate arrays 516 and tive feedback signal 587 only in element positions where 
518 formed thereby are respectively fed directly to one data is not to be erased in response to the Erase Mask 
input of a combiner 520 and fed to one input of a com- array. With the Erase Mask array having all digital one 
biner 522 via an inverting device 524. B, is applied to a states the memory device output 592 is set to a digital 
second duplicator 526 and the B, duplicates 528 and 530 10 one state in any array location where input A is digital 
are fed to the other inputs of combiners 520, and 522. one. When any portion of input A is removed from 
One duplicate 530 of B, is fed directly to combiner 522 input 582 by suddenly providing Store Mask elements 
while the other duplicate array 528 is fed to combiner with digital zero states the output 592 remains the same 
552 via inverter 532. Thus, the combiners 520 and 522 as the original input A because the feedback signal array 
each receive different ones of the two inputs A, and B, 15 587 maintains a duplicate of input A at combiner input 
in inverted form. The combiners 520 and 522 respec- 586. The memory may be selectively erased by provid- 
tively feed AND devices 534 and 536. The outputs of ing a digital zero state to those element positions of the 
the AND devices are combined in combiner 537 and Erase Mask signal array where erasure is desired. The 
applied to an OR device 538 to form the exclusive OR output signals of array 592 in those positions would then 
device 500 output array 506. 20 be equal to the states of those presently gated through 
As is further somewhat analogous to one-dimensional input A elements. 
binary adders a carry digital array C, + I for the next bit Thus any particular signal elements of the memory 
plane is generated in response to the A,, B, and C, 580 may be selectively set and selectively erased with- 
arrays. An element of C, + is digital one if at least two out disturbing other stored signal elements. Digital zero 
of the corresponding elements of the input arrays are 25 elements of the Erase Mask input signal indicate those 
digital one. FIG. 256 illustrates a two-dimensional de- positions in memory to be erased while digital one ele- 
vice embodiment 540 for deriving the carry plane C, + ments of the Store Mask indicate which elements of 
in response to inputs A,, B, and C,. Inputs A,, B, and memory are to be set to the present states of corre- 
C, are respectively applied to duplicators 542, 544 and spondingly positioned elements in input A. In order to 
546. A, and C, duplicates are applied to a combiner 548, 30 store in a particular memory element location it is nec- 
A, and B, duplicates are applied to a combiner 550 and essary to first command an erasure in that location. 
the other C,,and B, duplicates are applied to a combiner The memory device of FIG. 27 is a two-dimensional 
552. The three combiners 548,550 and 552 respectively gated R/S flip-flop device 610. The heart of the device 
feed AND devices 554,556 and 558. The outputs of the 610 is an R/S flip-flop 611 composed of a pair of cross- 
AND devices feed a three-input OR gate device 560 35 coupled NOR gate units 612 and 614 for establishing the 
having the inputs 562, 564 and 568 and the output 568 necessary regenerative digital feedback. NOR gate unit 
which is C, + Three-input OR gate device 560 com- 612 comprises a two-dimensional NOR gate device 616 
prises a first combiner 570 receiving two of the inputs between a combiner 618 and a duplicator 620. A NOR 
(562 and 564) and feeding an OR gate device 572. The gate device may be made by placing an inverter after an 
output of OR gate device 572 and the other input 566 40 OR gate device. The combiner 618 inputs are 621 and 
are applied to a second combiner 574. The output of 622 and the duplicator 620 outputs are 624 and 626. 
combiner 574 is applied to an OR gate device 576 hav- NOR gate unit 614 comprises another NOR gate device 
ing the output 568. 628 between a combiner 630 and a duplicator 632. The 
In addition to such devices as adders, memory de- inputs to duplicator 630 and 634 and 636 and the outputs 
vices are required to produce a two-dimensional com- 45 from duplicator 632 are 638 and 640. The cross-cou- 
puter system. These memory devices may be con- pling is accomplished by connecting the output 626 of 
structed from the previously discussed gate devices. NOR gate unit 612 to the input 634 of NOR gate unit 
The memory devices illustrated in FIGS. 26 and 27 614 via fiber optic image bus 642 and by connecting the 
utilize regenerative digital feedback. output 638 of NOR gate unit 614 to the input 622 of 
In FIG. 26, an input digital radiant energy array A to 50 NOR gate unit 612 via bus 644. An output memory 
be stored in memory device 580 is applied to one input array Q is taken from output 640 and the array q, which 
582 of a combiner 584 via a combiner 583 and an AND is the inverse of Q, is available from output 624. The 
device 585. Combiner 583 is also responsive to a Store inputs to the WS flip-flop 611 are 621 and 636. Due to 
Mask input for selectively gating elements of input A the configuration of the input circuitry 648 to R/S flip- 
through to combiner input 582 via AND device 585. 55 flop 611, corresponding elements of the input arrays 621 
The Store Mask indicates which elements of input A are and 636 cannot both have digital one states which is in 
to be applied to memory device 580. As a consequence indeterminate condition. If a pair of corresponding ele- 
of the AND operation in device 585, only those input A ments of the input arrays are different, then that input 
signal elements in corresponding row and column posi- element which has a digital one state.causes a digital 
tions to digital one Store Mask elements are gated 60 zero output in that element position from the first NOR 
through to the memory. The other combiner 584 input unit to which it is applied. Since a digital zero state is 
586 is adapted to receive a regenerative feedback signal present in the other WS flip-flop input, that input and 
587 via bus 589. Combiner 584 feeds OR gate device the output coupled from the first NOR unit (both of 
588. OR gate device 588 feeds a duplicator 590 having which are digital zero in that element position) produce 
outputs 592 and 5%. Output 592 is the memory device 65 a digital one in that position of the output array of the 
580 output while output 594 derives the feedback signal second NOR unit. That digital one state is cross-cou- 
587. Feedback signal 587 is carried from output 594 to pled to reinforce the effect of the digital one element 
the input 5% of a combiner 598. Combiner 598, which state applied to the first NOR gate unit via the R/S 
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flip-flop 611 input. Thus a set or reset function is pro- other input 698 of combiner 694 provides a means for 
duced. If corresponding elements of input arrays 620 setting certain elements of the Q output of memory 
and 636 are digital zero there is no change of the state of device 670 to allow initializing or reinitializing the 
R/S flip-flop 611 in those signal element positions. counter system. A Set array input, which is normally all 
Input circuitry 648 comprises a duplicator 649 to 5 digital zero during counting, is applied to one input 700 
which input A is applied. The duplicator outputs 650 of a combiner 702. The other combiner 700 input 704 is 
and 652 are respectively directly coupled to a combiner fed by a Set Mask input, having digital one states in the 
654 and coupled via an inverter 655 to a combiner 656. element positions where it is desired to set the Q output 
A clock input array is applied to a duplicator 658 to of memory device 610a to digital one. The combiner 
form the two duplicate clock signal arrays 660 and 662. 10 702 feeds AND device 706 which in turn feeds com- 
Clock duplicate arrays 660 and 662 are directly coupled biner 694 input 698. When the Set input is all digital one 
to combiners 654 and 656. Combiner 654 feeds AND the Q output of master device 610a is set to digital one 
device 644 while combiner 656 feeds AND device 666. in those positions indicated by the Set Mask and enabled 
The outputs of AND devices 664 and 66 are respec- by the digital one element states of masked clock signal 
tively the R/S flip-flop 611 input arrays 620 and 636. 15 680. 
When a given clock signal element is digital zero the In the operation of the counting stage 670, during 
setting of the R/S flip-flop is inhibited because the cor- one-half clock cycle master device 610a is set while in 
responding elements of arrays 620 and 636 are forced to the other half clock cycle memory device 6106 is set. In 
digital zero in the AND devices 664 and 666. the second half clock cycle, slave 6106 is set to the 
A digital one clock signal element enables the setting 20 inverse of what master 610a was set to in the first half 
of R/S flip-flop 611 in that element position. The flip- clock cycle and on the next first half clock cycle master 
flop is set in a manner when if the enabled element of 610a is set to the same states as slave 610b via the feed- 
input A is digital one the outputs 624 and 626 of NOR back path from output 692. Thus it takes a full clock 
device 612 are forced to digital zero in that position by cycle for the instantaneous output Q of master 610a to 
the digital one input 621 via enabled gate 664 and the 25 be fed back for setting the master in an inverted sense. 
digital zero input via inverter 655 and enabled AND Therefore the masked clock inputs for the next stage 
gate 666. Also the outputs 638 and 640 of NOR unit 614 690 and 695 change at one-half the frequency of the 
have digital one in that element position. The outputs masked clocks inputs 680 and 684 of stage 670. Subse- 
are reversed if the enabled input element is digital zero. quent counter stages 670 are identical to stage 670 ex- 
Thus the output array Q from NOR 614 contains the 30 cept that the master and slave masked clock inputs 685 
enabled input data. and 686 are fed from the previous stage masked clock 
The clock input array may be masked to provide only outputs 690 and 695. 
the selective storage enablement in specific array posi- Another ingredient of a two-dimensional computer 
tions stored by memory device 610. system is an analog to digital converter for converting 
The memory device 610 conveniently forms a build- 35 analog optical images to a series or arrays of digital 
ing block of a two-dimensional array counter system. signals with an array for each binary bit of significance. 
The first stage 670 of the counter system is schemati- An illustrative schematic embodiment 710 for convert- 
cally illustrated in FIG. 28 in which master and slave ing an eight grey level two-dimensional input image to 
memory devices 61Oa and 610b are used. A counting three two-dimensional bit signal arrays is schematically 
mask input array, which has digital one signal states in 40 shown in FIG. 29. 
the element locations where counting is to take place, is Embodiment 710 consists of three cascaded stages 
combined with a clock signal array in combiner 672. 712, 714 and 716. Stages 712 and 714 are similar while 
The clock signal periodically varies between all digital the last stage 716 is a reduced version of stages 712 and 
one states and all digital zero states in accordance with 714 because no parts are required for feeding a subse- 
a clock frequency. Such a clock signal may be gener- 45 quent stage. 
ated from a one-dimensional clock source followed by a The input analog image is coupled to a duplicator 718 
spiller (not shown). Combiner 672 feeds AND gate of the first stage to form two duplicate analog images 
device 674 to produce at the AND gate device output 720a and 722. Duplicate analog image 722 is applied to 
676 a masked clocked signal having the elements in a thresholding device 724 which will be more com- 
which counting is to take place periodically varying in 50 pletely described in conjunction with FIG. 30. Basi- 
accordance with the clock frequency. Output 676 is cally, considering the eight level input image to have 
applied to duplicator 678 to produce two duplicate signal elements ranging in amplitude from 0 to 7, the 
masked clock arrays 680 and 682. Masked clock array threshold device 7% derives an output array 726 hav- 
682 is applied to an inverter 683 to form an inverted ing a 1 level output in corresponding positions when the 
masked clock array 684. The master memory devie 610a 55 input signals of array 722 are four or greater and to give 
receives the masked clock array 680 at its clock input a 0 level output in positions where the input signals are 
685 and the slave memory device 610b receives the less than four. Output 726 is applied to a duplicator 728 
inverted masked clock array 684 at its clock input 686. having two duplicate output arrays 730 and 732. Output 
The data input of slave memory device 610b is fed by array 732 is the output array of A/D converter 710 for 
the output of master memory device 610a. The Q 60 the most significant bit. Array 730 is applied to an in- 
output array of slave memory device 6106 is applied to verter 734. The output of inverter 734 is applied to an 
a duplicator 688 to form two duplicate Q output arrays amplifier or image intensifier 736u having a gain of four. 
690 and 692. Array 690 forms the inverted masked The amplifier 736u output 738a thus has an output sig- 
clock input to the next stage while Q output duplicate nal of level four in positions where the input image was 
692 is fed back to the master memory device 6100 data 65 less than four. In correspondence with image signals of 
input via one input 693 of a combiner 694 and an OR level four or greater, amplifier output 7380 is zero. 
gate device 696. The output 695 of slave device 610b Input image duplicate 720a and amplifier output 7380 
forms the masked clock input for the next stage. The are fed to the respective inputs 740 and 742 of a com- 
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biner/duplicator device 744 used as an analog adder. d.c. loop gain to the regenerative feedback signal also 
Device 744 is essentially a backwards duplicator since it depends on the amplitude of array 582 signal elements. 
feeds a single array bus 746u from the combined array In particular at some signal amplitude M, the loop gain 
output surface 748. The configuration is just the reverse will equal 1. As is well known, when the d.c. loop gain 
of the duplicator 170 of FIG. 11 where corresponding 5 is equal to or exceeds one the loop will drive itself into 
combined array conduit ends of size 176 each feed a saturation, strongly amplifying those signal elements of 
conduit element of size 176. Therefore the sum image the input array 582 which are of amplitude M or 
carried by bus 746 a has the amplitudes corresponding greater. On the other hand, signal elements of the input 
elements of arrays 720u and 738a added together. array which are less than amplitude M will be at most 
Since the elements of array 738u are of amplitude four 10 only slightly amplified. Thus device 724 thresholds at a 
where the elements of array 720u are less than four and fixed value M. Since the device is similar to a memory 
are of amplitude 0 where the element of array 720a are device it must be erased in response to the Erase input 
greater than four, the sum image of bus 746u has ampli- (Le., the feedback path of signal 587 must be cut) prior 
tudes ranging only between four and seven. In particu- to applying a new input array to stage 754. 
lar, those input image elements having amplitudes of 0, 15 The output 592 of thresholding device 724 is applied 
1, 2 and 3 are respectively converted to amplitudes of 4, to duplicator 728, one duplicator output 732 is the Bit 
5 , 6  and 7 and those input image elements having ampli- Array derived from stage 754 and the other duplicator 
tudes of 4-7 are unchanged. Bus 746~2 is the output of output 730 feeds inverter 734. 
stage 712. Since the thresholding devices inherently thesholds at 
Stage 714, from which the intermediate significance 20 the same value M for each stage the inputs 582 must be 
bit array is derived, is identical to stage 712 except that relatively scaled so that a second stage input signal 
thresholding device 724b thresholds at amplitude 6 and amplitude of six, for example, is attenuated to the rela- 
the amplifying device 7366 introduces a gain of 2. Stage tively low value M by being passed through a filter 756 
714 is fed by bus 746 having signal amplitudes ranging prior to input 582. Similarly it is convenient to eliminate 
from 4 to 7. The output 7386 of amplifier 7366 has an 25 the amplifiers 736 and to substitute therefor a different 
amplitude of 2 at those signal elements where the stage attenuating filter 758 for each stage. The attenuators for 
input 746uhas amplitudes of 4 or 5 and has an amplitude the different stages are relatively scaled in attenuation 
of 0 at those signal elements where the input 746u has inversely to the gains of the amplifiers they replace. 
amplitudes equal to 6 or 7. By the image addition in FIG. 31 schematically illustrates a two-dimensional 
adder 744 of duplicate stage input array 720b and ampli- 30 digital computer arithmetic unit 760 for a digital signal 
fier output 7386, the sum image 7466, which is the out- array representation of the Nth bit of numerical array 
put of stage 714, has only amplitudes of 6 or 7. In partic- data. A diferent arithmetic unit 760 is provided for each 
ular it has an amplitude of 6 in element positions where bit. Thus if the numerical data has eight bits of signifi- 
the original analog input image to stage 712 has an even cance there are eight of each of the various parts. Arith- 
number amplitude and has an amplitude of 7 in element 35 metic unit 760 includes array data input and output lines 
positions where the original analog input image has an 762 and 764 and two array memory temporary storage 
odd number amplitude. registers A and B in which either inputted or computed 
Stage 714 output 7466 is applied to the third stage 716 data may be stored. Various arithmetic and logical com- 
which comprises merely a thresholding device 7 2 4  for putational devices are provided inarithmetic unit 760. 
amplitude of 7. The output of thresholding device 7 2 4  40 The computational devices are an adder 766; and in- 
is the least significant bit array. verter or NOT device 768; two-input logic devices 770 
The thresholding devices are amplifiers with very such as AND, OR, NAND, NOR, and Exclusive OR 
non-linear steep response curves as a function of ampli- devices; interconnection devices 772 such ad sliders, 
tude. Few available devices have such a characteristic sweepers, row and column inverters, transposers, twist- 
since such devices as image intensifiers are intended to 45 ers, contractors and spillers; brightener-darkener cir- 
be linear. One suitable technique of obtaining a steep cuitry 774; and zero indicating circuitry 776. 
non-linear response is to emphasize any small non- Two input array buses 778 and 780 are utilized for the 
linearities with regenerative feedback. Such a technique various arithmetic and logical devices 776-774. Input 
is illustrated in FIG. 30 which illustrates one stage 754 bus 78 is fed either by the input array data 762 or by the 
of an A/D converter. The thresholding device 724 is 50 register B. Input bus 780 is fed by the register A. The 
similar to the memory device 580 of FIG. 26 and the computed array data outputs 7820-f from the various 
same reference numerals are used for those parts which arithmetic and logical devices feed an output bus 782 
are common to FIG. 26. which in turn feeds the register B. Means are provided 
The thresholding device comprises a super linear gain for transferring the computed data stored in register B 
device 588 between an adder device 584 and duplicator 55 to register A and therefore to input bus 780. 
590 super linear gain device 588 may be any type of The adder 766, and the two-input logic devices 776 
super linear gaining apparatus such as, for example, an receive inputs from both busses 778 and 780, while 
apparatus containing super linear phosphors. One input one-input devices such as the inverter 768, the intercon- 
582 of adder device 584 receives the array to be thre- nection devices 772 and the brightener-darkness 774 
sholded while the other combiner 584 input 596 re- 60 only receive inputs from bus 778. 
ceives regenerative feedback 587 from duplicator out- The various inputs to the arithmetic and logic devices 
put 594 which is selectively gated through to input 596 from busses 778 and 780 are split off from the busses via 
via a combiner 598 and AND device 600 in response to the respective available outputs 784 and 785 of cascaded 
an Erase Input Array to combiner 598. When the Erase duplicators 786 and 787 which are respectively fed by 
Array has all digital one states the regenerative feed- 65 buses 778 and 780. 
back signal 587 is received at input 596. Assuming that The various outputs 7824~-f from the device are deliv- 
the adder device 588 has a gain which is dependent on ered to output bus 782 via the available inputs 788 of 
the signal amplitude of the elements of array 582, the cascaded combiner/OR gate device combinations 790. 
I c 
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The input data array on line 762 is derived from a data which in turn feed the output bus via cascaded OR 
source 792 which is either a memory unit, such as a device inputs 788. 
digital radiant energy array data link or an analog image The registers A and B which are composed of mem- 
followed by an analog to digital converter. The mem- ory devices such as illustrated in FIGS. 26 and 27 are 
ory unit will be more fully discussed in conjunction 5 selectively loaded respectively in response to instruc- 
with FIGS. 32a and 326 as will be a source 794 of in- tion arrays 846 and 848 from instruction source 794. 
structions arrays for the arithmetic unit 760. Instruction arrays 846 and 848 operate as either a 
The data elements from Source 792 are Selectively masked erase input for money device or FIG. 26 or as a 
placed on either or both of the input busses 778 and 780 masked clock input for a memory device of FIG. 27. 
in response to commands from instruction SOUrCe 794. 10 The brightener-darkener circuitry 779 is analogous to 
Data input bus 762 is coupled to a duplicator 796 for the shift operation of one dimensional digital computers 
forming two duplicate data 798 and 8oo- Data wherein digital states are selectively transferred from 
duplicate 798 is applied to one input of a combiner- one digital array representative of one order of binary 
/AND device combination 802. An instruction array significance to another digital array representative of 
bus 803 from instruction source 794 is fed to the other 15 another order ofbinary significance. “image bright- 
input of combiner/AND device combination 802. The ening~> is an increase while an “image darkening” is a 
via a combiner/OR device combination 806. Therefore rays carried by the input busses 784 for the next lower 
digital one elements carried by the instruction bus 803 and next higher order significance (arrays 8 4 2  and 
cause the corresponding elements from data source 792 20 are respectively applied to AND devices and gated 
through to bus 782 by instructions 8 4 2  and f in those to be applied to input bus 778. 
input of another combiner/AND device combination darkening is desired. Similarly the 778 bus array is ap- 808. The other input of combination 808 is fed by an- plied to a duplicator 850 to supply the inputting 778 other instruction array 810 from instruction source 794. 25 array to the brightener-darkener circuits 774 for the The output 812 of combination 808 is coupled to the next higher and the next lower order. register A via combiner/OR device combination 814. 
digital one indicate the positions of digital signal ele- indicative of where all the elements in the same position 
register A for later application to input bus 780. Thus the arrays for each bit are applied to the available 
The various elements ofthe arrays stored in register B inputs 852 of the zero indicator circuitry. The arrays are 
array may be selectively transferred to either inputs bus ORed together in cascaded combiner/OR devices com- 
778 or register A. me output 820 ofregister B is applied binations 854 to determine if at least one element of 
to three cascaded duplicators 822 to form four duplicate 35 those in corresponding positions is digita1 one- 
outputs 824, 826,828 and 830 of register B output 820. The instruction source 794 and a memory data source 
indicator 792a will be described i conjunction with FIGS. 3241 
circuitry 776. Another duplicate output 826 feeds the and 326. The various digital arrays used will be illus- 
output 804 of combination feeds the input bus 778 decrease in binary significance. The digital signals ar- 
The other 796 Output 8oo is to One element positions where respectively brightening or 
Thus those elements of instruction array 810 which are 
merits within the data array which are to be supplied to 30 in the arrays contained by re&er 
The zero indicator circuitry 776 derives an array 
are digital zero. 
one duplicate output 824 feeds the 
data output line 764. Data output line 764 may be ap- trated as Simple four-element (2 x 2) arrays for ease of 
plied to a memory, an output digital array data link or to 40 understanding. It should be understood that the princi- 
an analog image data link via a suitable digital to analog ples of the invention are equally applicable to digital 
converter. The other duplicate outputs 828 and 830 signal element arrays containing 1 million signal ele- 
respectively feed one of the inputs of combiner/AND ments 
device combinations 832 and 834. The other input of The heart Of the instruction and data source is an 
combination 832 is fed by an instruction array 836 from 45 instruction register 860 which is schematically illus- 
instruction source 794 and the output 838 of combina- trated in FIG. 3 2 ~ .  Instruction register 860 is composed 
tion 832 is coupled to the register A input via OR com- of memory devices for temporarily holding or Storing a 
bination 814. Thus the digital one elements of instruc- Plurality of digital arrays. For simplicity five memory 
tion 836 indicate which array elements of data con- devices 862,864,866,868 and 870 are represented. Each 
tained in register B are to be transferred to register A. 50 of the memory devices stores a four-element digital 
Similarly, the other input of AND combination 834 is signal array. Illustrative digital states of the array ele- 
fed by an instruction array 840 from instruction source ments are colored in the memory device representations 
794. The output 842 of AND combination 834 feeds the when black corresponds to a digital zero state and white 
input bus 778 via OR combination 806. Thus the digital to a digital one state. The first three memory devices 
one elements of instruction 840 indicate which array 55 862,864 and 866 are associated with an operations code. 
elements stored in register B are to be applied to input Since the three arrays correspond to three binary levels 
bus 778. of significance there is the capability of providing eight 
The outputs 78%-f of the various arithmetic and different array instructions to the arithmetic unit 760 of 
logic devices in arithmetic unit 760 are respectively FIG. 31. The three memory devices 862-866 feed an 
gated in response to instruction arrays 84%-f from 60 instruction decoder 871. Instruction decoder 871 has 
instruction source 794 so that in effect different opera- eight output arrays. One of the output arrays 872 feeds 
tions may be formed with respect to different array the adder instruction 842a while another feeds the in- 
element locations. The digital one elements of each struction to one of the two-input logic devices 770 such 
instruction array indicate which output elements from as an AND device. While more than eight decoder 
which devices are to be applied to the output bus 782 65 outputs (and consequently more than three bits of sig- 
inputs 788. Each of the corresponding instruction arrays nificance) are required to feed the many different in- 
842a-f and the device outputs 78%-f is applied to the struction arrays required in FIG. 31 the illustrative 
two inputs of combiner/AND device combinations 844 embodiment of FIG. 32a has been limited to a three 
x 1m). 
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significant bit operations code for ease of understand- 
ing. 
Basically, each instruction decoder output array is 
sensitive to a different one of the eight possible digital 
codes from the three memory devices 862,864,866. For 
example decoder output 872 is responsive to a l,l,O 
digital code and decoder output 874 is responsive to a 
l,O,l digital code. Since according to the illustrative 
states of memory devices 862-864, the first row, first 
column elements of arrays 862,864 and 866 are respec- 
tively the digital states l,l,O then the corresponding first 
row, column of output array 872 is digital one. Thus the 
instruction issued to the adder 766 of FIG. 31 indicates 
that the first row, first column element of output 872 be 
loaded into register B. Since that code is not present for 
the other element positions of instruction register arrays 
862-864, only that element of the result of the addition 
is loaded into register B. Effectively then the arithmetic 
unit added only the first row, first column elements of 
the register A contents and the input bus 778 contents. 
Other operations can be done on other array element 
positions simultaneously. For example, according to the 
illustrative states of memory devices 862-866, all three 
other element positions have the digital code l,O,l indi- 
cating an AND operation which is decoded onto in- 
struction array 874. Thus two or more different opera- 
tions can be performed simultaneously on different ele- 
ments or regions of array data. 
The other two memory devices 868 and 870 of in- 
struction register 860 are considered to represent a 
memory code indicative of which images contained in 
memory should be put together to form the data source 
792a shown in FIG. 326. Since only two arrays are 
used in this simple example there is the capability to 
address only four memory images, images 0, 1,2 and 3. 
Memory elements 868 and 870 feed memory address 
decoder 800 which has four output arrays b, 11, 12, and 
13. Output Io has digital one in each element position 
where the array 868 and 870 have the digital code 0,O. 
Similarly, the other outputs have a digital one in ele- 
ment positions when the digital code equals the image 
number. Since according to the illustrative digital states 
in memory devices 8661 and 870, the bottom righthand 
element has a digital code 1,l array 13  has a digital one 
in that position. Furthermore, according to the illustra- 
tive digital states, the top lefthand element is to be taken 
from image 0, the bottom lefthand element from image 
1, the top righthand element from image 2 and the bot- 
tom right-hand element from image 3. 
FIG. 32b indicates a memory organization of image 
memories 0-3. Each memory holds three arrays for 
three bits of significance. Each array has four elements. 
Thus the memory is organized to contain effectively 
four signal images of four elements each with each 
element position in each image memory representative 
of the integers from 0-7. The memory arrays are gated 
by the associated memory address decoder outputs or 
masks in AND units 890,892,894,896. The three arrays 
for image 0 are separately ANDed with Ioin AND unit 
890 to form three output arrays 898,900 and 902 which 
respectively have the same states as the 22, 21 and 20 
image 0 memory arrays only in the top left position 
indicated by Io and have digital zero in the other posi- 
tions. The outputs of the other AND units 892-896 are 
similarly related to the respective memory decoder 
outputs or masks 11-I3 and the respective memory im- 
ages 1-3. The output of each of the AND units 890-896 
for each of the three binary order of significance are 
1 A 
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applied to three OR units 910-914. The OR units 
910-914 combine the gated images for each order of 
significance. Each OR unit is associated with an order 
of significance and is supplied with a gated memory 
5 array for that order of significance from each AND 
device 890-896. Thus as an example the 21 OR device 
output has in the bottom right a digital one state which 
it derived from the bottom right of the 21 bit plane Mem- 
ory image 3 as required by 13. 
Having described illustrative embodiments of the 
invention, it should be clear that numerous modifica- 
tions are within its spirit and scope. It should be clear 
that devices for processing two-dimensional arrays of 
very few signals have been illustrated for only ease of 
15 understanding and that the principles of the invention 
are equally applicable to extremely large arrays of sig- 
nal elements. While the description of the embodiments 
has concentrated primarily on optical signals it should 
be clear that many of the principles of the invention are 
20 equally applicable to electron beam X-ray, electromag- 
netic radiation and other forms of radiant energy capa- 
ble of being imaged. Therefore, it is intended that the 
invention be ascertained with reference to the following 
claims: 
10 
25 What is claimed is: 
1. A radiant energy array analog to digital converter 
stage for deriving a bit array of digital radiant energy 
signals representative of the amplitudes of an input 
radiant energy analog signal array and for deriving an 
30 output radiant energy analog signal array to serve as an 
input to succeeding stages comvrising: 
35 
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means for forming a digitai radikt energy array 
which includes; 
first duplicating means for receiving said input radiant 
energy analog signal array and forming a pair of 
duplicate input signal arrays therefrom, 
thresholding means responsive to one of said dupli- 
cate input signal arrays wherein an output signal 
array of said thresholding device is less than a pre- 
determined threshold level when said one of said 
duplicate input signal arrays is more than said pre- 
determined threshold level and wherein said output 
signal array of said thresholding device is more than 
said predetermined threshold level when said one 
of said duplicate input signal arrays is less than said 
predetermined threshold level, 
second duplicating means connected to said thre- 
sholding means for receiving said thresholding 
means output signal array and forming a pair of 
duplicate output signal arrays therefrom, and 
gating means connected to said second duplicating 
means for receiving and inverting one of said dupli- 
cate output signal arrays, 
means for relatively scaling the radiant energy signal 
levels of the input array and said digital array so 
that the radiant energy signal level carried by said 
digital array corresponds to said threshold level, 
and 
means for adding the signals of said relatively scaled 
input and digital arrays at corresponding array posi- 
tions to form the output analog array. 
2. The radiant energy analog to digital converter 
stage of claim 1 wherein said gating means is an inverter 
logic device. 
3. The radiant energy analog to digital converter 
stage of claim 1 wherein said means for relatively sca- 
ling the radiant energy signal levels receives said one of 
said duplicate output signal arrays from said gating 
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means amplifies said output duplicate signal array to 
form another output signal array amplified to said 
threshold level when said input signal array is less than 
said threshold level, and said another output signal 
array being Zero when said input Signal array is more 5 
than said threshold level. 
4. The radiant energy analog to digital converter 
staee of claim 3 wherein said means for relativelv sca- 
first duplicating means and said second duplicating 
means and being responsive to said one of said duplicate 
signal arrays and a regenerative feedback signal array 
for amplifing said one of said duplicate signal arrays. 
8. The radiant energy analog to digital converter 
stage of claim 1 wherein said thresholding means fur- 
ther includes: 
w 
ling includes an image intensifier means. 
stage of claim 3 wherein said means for adding receives 
said another output signal array from said means for 
relatively scaling and another of said duplicate input 
signal arrays from said first duplicating means to form 
said output analog signal array having an amplitude 15 
substantially equal to the combined amplitudes of said 
received signal arrays. 
6. The radiant energy analog to digital converter 
stage of claim 5 wherein said means for adding includes 
an adder device. 20 
7. The radiant energy analog to digital converter 
stage of claim 1 wherein said thresholding means in- 
cludes super linear gain means coupled between said 
5. The radiant energy analog to digital converter 10 
25 
adder means connected between said super linear gain 
means and said first duplicating means and having a 
first input for receiving said one of said duplicate 
input signal arrays and a second input for receiving 
said regenerative feedback signal array; 
duplicator means connected between said super linear 
gains means and said second duplicator means and 
having a first output coupled to said second dupli- 
cator means and a second output; 
regenerative feedback means coupled between said 
second input of said adder means and said second 
output of said duplicator means for transmitting 
said regenerative feedback signal from said duplica- 
tor means to said adder means. 
* * I * *  
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